第一范文网 - 专业文章范例文档资料分享平台

北航verilog实验报告

来源:用户分享 时间:2025/7/23 6:39:30 本文由loading 分享 下载这篇文档手机版
说明:文章内容仅供预览,部分内容可能不全,需要完整文档或者需要复制内容,请下载word后使用。下载word有问题请添加微信号:xxxxxxx或QQ:xxxxxx 处理(尽可能给您提供完整文档),感谢您的支持与谅解。

state1_spe_01=3'b100,state2_spe_01=3'b100,state3_spe_01=3'b100, state1_spe_02=3'b101,state2_spe_02=3'b101,state3_spe_02=3'b101; /*

The first always block!!!To deal with light1&switch1!!! */

always@(posedge clk10) if(!rst) begin

state1<=IDLE1; count1<=8'b0; counter1<=3'b0; end else

if(switch[0]==1'b1&&counter1<5)counter1<=counter1+1; else case(state1) IDLE1:

if(switch[0]=='b1) begin

state1<=state1_pos; count1<=79; end else begin

state1<=IDLE1; light[0]<=0; end

state1_main:

if(count1>0) begin

count1<=count1-1; end else

if(switch[0]==0) begin

state1<=state1_neg; end else

if(switch[0]==1) begin

state1<=state1_spe_01; end state1_spe_01: if(switch[0]==0) begin

state1<=state1_spe_02; count1<=39; end

else state1<=state1_spe_01;

state1_spe_02: if(count1>0) begin

count1<=count1-1; end

else

state1<=state1_neg; state1_neg: begin

light[0]<='b0; state1<=IDLE1; counter1<=3'b0; end state1_pos: begin light[0]<=1; state1<=state1_main; end

default:state1<=IDLE1; endcase /*

The second always block!!!To deal with light2&switch2!!! */

always@(posedge clk10) if(!rst) begin

state2<=IDLE2; count2<=8'b0; counter2<=3'b0; end

else

if(switch[1]==1'b1&&counter2<5)counter2<=counter2+1; else case(state2) IDLE2:

if(switch[1]=='b1) begin

state2<=state2_pos; count2<=79; end else begin

state2<=IDLE2; light[1]<='b0; end

state2_main: if(count2>0) begin

count2<=count2-1; end else

if(switch[1]==0) begin

state2<=state2_neg; end else

if(switch[1]==1) begin

state2<=state2_spe_01;

搜索更多关于: 北航verilog实验报告 的文档
北航verilog实验报告.doc 将本文的Word文档下载到电脑,方便复制、编辑、收藏和打印
本文链接:https://www.diyifanwen.net/c5m5ba0o3ir1emx12t1jo_6.html(转载请注明文章来源)
热门推荐
Copyright © 2012-2023 第一范文网 版权所有 免责声明 | 联系我们
声明 :本网站尊重并保护知识产权,根据《信息网络传播权保护条例》,如果我们转载的作品侵犯了您的权利,请在一个月内通知我们,我们会及时删除。
客服QQ:xxxxxx 邮箱:xxxxxx@qq.com
渝ICP备2023013149号
Top