第一范文网 - 专业文章范例文档资料分享平台

FPGA可编程逻辑器件芯片XC6VSX475T-1FFG1156I中文规格书 - 图文

来源:用户分享 时间:2025/11/19 19:14:52 本文由loading 分享 下载这篇文档手机版
说明:文章内容仅供预览,部分内容可能不全,需要完整文档或者需要复制内容,请下载word后使用。下载word有问题请添加微信号:xxxxxxx或QQ:xxxxxx 处理(尽可能给您提供完整文档),感谢您的支持与谅解。

XC7VX690T and XQ7VX690T Banks

Figure1-24 shows the I/O and transceiver banks for the XC7VX690T and XQ7VX690T.

FFG1157 and RF1157 Packages

??

HP I/O banks 10, 11, 12, 13, 30, 31, 32, and 33 are not bonded out.

GTH Quads 110, 111, 112, 113, 119, 210, 211, 212, 213, 214, 215, 216, 217, 218, and 219are not bonded out.

FFG1158 and RF1158 Packages

??

HP I/O banks 10, 11, 12, 13, 18, 19, 30, 31, 32, 33, 37, 38, and 39 are not bonded out.GTH Quads 110, 111, 112, 113, 210, 211, 212, and 213 are not bonded out.

FFG1761 and RF1761 Packages

??

HP I/O banks 10, 11, and 30 are not bonded out.

GTH Quads 110, 210, 211, 212, 213, 214, 215, 216, 217, 218, and 219 are not bondedout.

FFG1926 Package

???

HP I/O bank 17 is partially bonded out.

HP I/O banks 18, 19, 37, 38, and 39 are not bonded out.GTH Quads 110, 119, 210, and 219 are not bonded out.

FFG1927 Package

??

HP I/O banks 10, 11, 12, 13, 30, 31, 32, and 33 are not bonded out.All GTH Quads are fully bonded out in this package.

FFG1930 and RF1930 Packages

??

All HP I/O banks are fully bonded out in these packages.

GTH Quads 110, 111, 112, 119, 210, 211, 212, 213, 214, 215, 216, 217, 218, and 219 arenot bonded out.

7 Series FPGAs PackagingUG475 (v1.18) July 16, 2019

Chapter 1:Packaging Overview

X-Ref Target - Figure 1-24Left I/OColumn BanksGTH Quad 219Bank 19HPBank 18HPBank 17HPBank 16HPBank 15HPBank 14HPBank 13HPBank 12HPBank 11HPBank 10HPPLL09PLL19Right I/OColumnBanksCMTMMCM09PLL08CMTMMCM19PLL18Bank 39HPBank 38HPBank 37HPBank 36HPBank 35HPBank 34HPBank 33HPBank 32HPBank 31HPBank 30HPGTH Quad 119GTH Quad 218CMTMMCM08PLL07CMTMMCM18PLL17GTH Quad 118GTH Quad 217CMTMMCM07PLL06CMTMMCM17PLL16GTH Quad 117GTH Quad 216CMTMMCM06PLL05CMTMMCM16PLL15GTH Quad 116GTH Quad 215CMTMMCM05PLL0416 BUFGs16 BUFGsCMTMMCM15PLL14GTH Quad 115GTH Quad 214CMTMMCM04PLL03CMTMMCM14PLL13GTH Quad 114GTH Quad 213CMTMMCM03PLL02CMTMMCM13PLL12GTH Quad 113GTH Quad 212CMTMMCM02PLL01CMTMMCM12PLL11GTH Quad 112GTH Quad 211CMTMMCM01PLL00CMTMMCM11GTH Quad 111GTH Quad 210CMTMMCM00HROWPLL10CMTMMCM10GTH Quad 110CMTBackboneClockingBackboneCMTBackboneHorizontal CenterUG475_c1_22_081211Figure 1-24:XC7VX690T and XQ7VX690T Banks

7 Series FPGAs PackagingUG475 (v1.18) July 16, 2019

Chapter 3:Device Diagrams

7 Series FPGAs PackagingUG475 (v1.18) July 16, 2019

Chapter 3:Device Diagrams

X-Ref Target - Figure 3-1911ABCDEFGHJKLMNPRTUVWYAAABACADAEAFAGAHAJAKALAMANAPARATAUAVAWAYBABBBCBD12345678910111213141516171819202122232425262728293031323334353637383940414243443434343435353333131313131616161517171717171717ABCDEFGHJKLMNPRTUVWYAAABACADAEAFAG3232313130303031313112121111111012121111111010141414AHAJAKALAMANAPARATAUAVAWAYBABBBCBD3636363636363634343634343535333333331313161616151517343434343535353533331313161616161517171717173636363434353535353333131313161616151536363434363634353535333333131316161615151717171717173434343435353533331313131616161536363634363434353535333333131316161615151536343434353535353333131313161616151515171515363636343434353535333313131313161615153636363436363435353533333313131316161515151515151515363434343535333333131313161616153636363636343435353333333313131316161515153636343435353533333313131316161615151515151536363634343435353333331313131316161515363636343636343535353333331313131616151515151536343434353533333313131316161615363636363634343535343333333333131313161615151515153535353316161616323232323232303232303131311212121211111111101414141414141432303030313131121212111111111010323232323230303131311212121111111110101014323230303131313112121211111110101014141414143232323030303131311212121111111010101432323230323230313131121212121111111010141414141414143030303031313112121211111010101032323230323030313131121212111111101010141432303030313131311212121111101010141414141414323232303030313131121212111111101010143232303032323230303131121212121111101010101414141414141414143030303031313112121211111010101032323230303030313112121211111110101010143232323230303030313131121212111110101010141414323232322345678930303030313131121111111110101010141414141011121314151617181920212223242526272829303132333435363738394041424344Memory Groupings Pins##########HP I/OHR I/OHP I/O ? VCCAUX Group 0HP I/O ? VCCAUX Group 1HP I/O ? VCCAUX Group 2HP I/O ? VCCAUX Group 3HP I/O ? VCCAUX Group 4HP I/O ? VCCAUX Group 5HP I/O ? VCCAUX Group 6HP I/O ? VCCAUX Group 7#######DQS pinHP DCI pin or HR I/OMemory Byte Group 0Memory Byte Group 1Memory Byte Group 2Memory Byte Group 3Bank Numberug475_c3_147_013114Figure 3-191:FF1926 and FFG1926 Packages—XC7VX690T and XC7VX980T Memory Groupings

7 Series FPGAs PackagingUG475 (v1.18) July 16, 2019

Chapter 3:Device Diagrams

X-Ref Target - Figure 3-1951ABCDEFGHJKLMNPRTUVWYAAABACADAEAFAGAHAJAKALAMANAPARATAUAVAWAYBABBBCBD123456789101112131415161718192021222324252627282930313233343536373839404142434438383839383839393737171717191919181818ABCDEFGHJKLMNPRTUVWYAAABACADAEAFAGAH36363636343434343535353535151515151416161616161616AJAKALAMANAPARAT16AUAVAWAYBABBBCBD383939393737371717191919181818181818383838383839393937371717171919191838383939393737371717191919181818181818183838383939393937371717191919193838383938383937373717171719191918183839393937373717171719191818181818183838383838393937373717171719191918383839393737373717171719191818181818181838383839393937373717171719191938383839383839373737171717171919181838393939373737171717191919181818181838383839383939373737171717191919193839393937373737171717191919181818181818383838393939373737171717191919383839393838393737371717171719191918393939393937373717171719191918181815141414363634343636343535351515151514141616343434343535351515151414141616161616363636343634343535351515151414141436343434353535351515151414141616161616163636363434343535353515151414143636343436363636363435353515151515141414163434343435353515151515141416161636363634343435353515151514141414161616161616363636363434343535353515151514141414163636363636363434343535351515151414141416161616161616363634343435353515151515141414143636363636343434343535351515151414141616163636363434343435351515151414141416161616161636363623456789363434343535353515151514141416161011121314151617181920212223242526272829303132333435363738394041424344Memory Groupings Pins##########HP I/OHR I/OHP I/O ? VCCAUX Group 0HP I/O ? VCCAUX Group 1HP I/O ? VCCAUX Group 2HP I/O ? VCCAUX Group 3HP I/O ? VCCAUX Group 4HP I/O ? VCCAUX Group 5HP I/O ? VCCAUX Group 6HP I/O ? VCCAUX Group 7#######DQS pinHP DCI pin or HR I/OMemory Byte Group 0Memory Byte Group 1Memory Byte Group 2Memory Byte Group 3Bank Numberug475_c3_151_013114Figure 3-195:FF1927 and FFG1927 Packages—XC7VX550T and XC7VX690T Memory Groupings

7 Series FPGAs PackagingUG475 (v1.18) July 16, 2019

搜索更多关于: FPGA可编程逻辑器件芯片XC6VSX475T-1FFG11 的文档
FPGA可编程逻辑器件芯片XC6VSX475T-1FFG1156I中文规格书 - 图文.doc 将本文的Word文档下载到电脑,方便复制、编辑、收藏和打印
本文链接:https://www.diyifanwen.net/c8wo8u841v502ra61x73m28mwx1483k01cw6_1.html(转载请注明文章来源)
热门推荐
Copyright © 2012-2023 第一范文网 版权所有 免责声明 | 联系我们
声明 :本网站尊重并保护知识产权,根据《信息网络传播权保护条例》,如果我们转载的作品侵犯了您的权利,请在一个月内通知我们,我们会及时删除。
客服QQ:xxxxxx 邮箱:xxxxxx@qq.com
渝ICP备2023013149号
Top