第一范文网 - 专业文章范例文档资料分享平台

FPGA可编程逻辑器件芯片XC7Z045-2FFG676I中文规格书

来源:用户分享 时间:2025/11/17 7:30:09 本文由loading 分享 下载这篇文档手机版
说明:文章内容仅供预览,部分内容可能不全,需要完整文档或者需要复制内容,请下载word后使用。下载word有问题请添加微信号:xxxxxxx或QQ:xxxxxx 处理(尽可能给您提供完整文档),感谢您的支持与谅解。

AppendixA

Recommended PCB Design Rules

BGA Packages

Xilinx provides the diameter of a land pad on the package side. This information is required prior to the start of the board layout so the board pads can be designed to match the component-side land geometry. The typical values of these land pads are described in FigureA-1 and summarized in TableA-1 for both 0.8 mm and 1.0 mm pitch packages. For Xilinx BGA packages, non-solder mask defined (NSMD) pads on the board are suggested to allow a clearance between the land metal (diameter L) and the solder mask opening

(diameter M) as shown in FigureA-1. An example of an NSMD PCB pad solder joint is shown in FigureA-2. It is recommended to have the board land pad diameter with a 1:1 ratio to the package solder mask defined (SMD) pad for improved board level reliability. The space between the NSMD pad and the solder mask as well as the actual signal trace widths depend on the capability of the PCB vendor. The cost of the PCB is higher when the line width and spaces are smaller

X-Ref Target - Figure A-1MLOpening inSolder Mask (M)Solder Land (L)Solder MaskeUG865_aA_01_092713Figure A-1:Suggested Board Layout of Soldered Pads for BGA Packages

Zynq-7000SoC Packaging GuideUG865 (v1.8.1) June 22, 2018

Chapter 5:Thermal Specifications

Zynq-7000SoC Packaging GuideUG865 (v1.8.1) June 22, 2018

Appendix A:Recommended PCB Design Rules

X-Ref Target - Figure A-2BGA PackageSMDBGA Solder BallSolder MaskLLand PadPCBMUG865_aA_02_110513Figure A-2:

Table A-1:

BGA Package Design Rules

PackagesDesign Rule

Package land pad opening (SMD)Maximum PCB solder land (L) diameterOpening in PCB solder mask (M) diameterSolder ball land pitch (e)

Notes:

Example of an NSMD PCB Pad Solder Joint

0.8 mm Pitch SB/SBG/SBV, CL/CLG

0.40 mm (15.7 mils)0.40 mm (15.7 mils)0.50 mm (19.7 mils)0.80 mm (31.5 mils)

1.0 mm Pitch

FF/FFG/FFV, FB/FBG/FBV, RF/RFG

0.53 mm (20.9 mils)0.53 mm (20.9 mils)0.63 mm (24.8 mils)1.00 mm (39.4 mils)

Dimensions in mm (mils)

1.Controlling dimension in mm.

Zynq-7000SoC Packaging GuideUG865 (v1.8.1) June 22, 2018

Appendix B:Heat Sink Guidelines for Lidless Flip-Chip Packages

X-Ref Target - Figure B-2PreferredDecouplingCapacitorMetalTipNozzleSoft TipsDecouplingCapacitorIncorrect Pickup MethodMetalTipNozzleSiliconSubstrateSiliconSubstrateMetal Pick Up Tip Nozzle with Soft Tips orSuction Cups is PreferredMetal Pick Up Tip Nozzle Can Damagethe Exposed SiliconUG475_aB_02_013113Figure B-2:Recommended Method For Using Pick-up Tools

Zynq-7000SoC Packaging GuideUG865 (v1.8.1) June 22, 2018

Appendix B:Heat Sink Guidelines for Lidless Flip-Chip Packages

Heat Sink Attachment Process Considerations

After the component is placed onto the PCBs, when attaching a heat sink to the lidless package, the factors in TableB-2 must be carefully considered (see FigureB-3).

Table B-2:

Heat Sink Attachment Considerations

Effect(s)

Recommendation(s)

?Even heat sink placement?Even TIM thickness

?Even force applied when placing heat sinkplacement

Consideration(s)

In heat sink attach process, ?Uneven heat sink placementwhat factors can cause ?Uneven TIM thicknessdamage to the expose die and

?Uneven force applied whenpassive capacitors?

placing heat sink placementDoes the heat sink tilt or tip the post attachment?

Uneven heat sink placement will ?Careful handling not to contact the heatdamage the silicon and can sink with the post attachment.cause field failures.?Use a fixture to hold the heat sink in place

with post attachment until it is glued tothe silicon.

X-Ref Target - Figure B-3PreferredEven ForceEven ForceDecouplingCapacitorSiliconSubstrateIncorrect AlignmentDecouplingCapacitorSiliconSubstrateEven ForcePreferredEven ForceIncorrect ForceHeat SinkSiliconSubstrateMother BoardSiliconSubstrateDecouplingCapacitorPreferred Application of Heatsink1.Heatsink is Aligned Parallel to Silicon2.Even Bond Line Thickness of TIM3.Even Compressive Force Applied On All SidesImproper Application of Heatsink Can Damage to Heatsink1.Heatsink is Not Aligned Parallel to Silicon2.Uneven Bond Line Thickness of TIM3.Uneven Force AppliedUG475_aB_03_013113Figure B-3:Recommended Application of Heat Sink

Zynq-7000SoC Packaging GuideUG865 (v1.8.1) June 22, 2018

FPGA可编程逻辑器件芯片XC7Z045-2FFG676I中文规格书.doc 将本文的Word文档下载到电脑,方便复制、编辑、收藏和打印
本文链接:https://www.diyifanwen.net/c9pfgo121pp99g5n13tny9pg7z7hdvh00td1_1.html(转载请注明文章来源)
热门推荐
Copyright © 2012-2023 第一范文网 版权所有 免责声明 | 联系我们
声明 :本网站尊重并保护知识产权,根据《信息网络传播权保护条例》,如果我们转载的作品侵犯了您的权利,请在一个月内通知我们,我们会及时删除。
客服QQ:xxxxxx 邮箱:xxxxxx@qq.com
渝ICP备2023013149号
Top