һ - רҵ·ĵϷƽ̨

基于Xilinx系统中的System ACE实现FPGA全局动态可重配置设?- 百度文库

Դû ʱ䣺2025/5/17 10:21:27 loading ƪĵֻ
˵ݽԤݿܲȫҪĵҪݣwordʹáword΢ź:xxxxxxxQQxxxxxx ܸṩĵл֧½⡣

XilinxϵͳеSystem ACEʵFPGAȫֶ̬

ֳɱFPGAField Programmable Gate ArrayΪɵ·

չһ֧ASIC·ĸ̵ܺԣ߼ϵͳеõ˷dz㷺ӦáFPGAУSRAMݣΪSRAM FPGAFPGAͻŵǿԽжáͨFPGAزͬݣʵֲͬ߼ܣFPGAֿõϵͳƴܴķ㡣

FPGAĿַʽ̬úͶ̬÷̬ϵͳӦвٸıFPGAĽṹһָϵͳϵԺ󣬽FPGAⲿķʧԴ洢EEPROMеһԼصFPGAڲô洢SRAMУϵͳڼ䣬SRAMеʼձֲ䣻ϵͳٴʱͨزͬıFPGA߼ܡͳFPGAþ̬õķӦУ书ܾͲٸı䡣ϵá̬ϵͳϵͳйиıFPGAĽṹһָϵͳڼ䣬ʱͨFPGAı߼ܡҲӰϵͳֵСݿòֵĴСɷΪȫֶ̬ú;ֲ̬13l̽ȫֶ̬üϸʹXilinxϵͳ߼ûSystem ACESystem Advanced ConfiguraTIon EnvironmentʵVirtex-5ȫֶ̬õĹؼ⡣

1 System ACEXilinxṩϵͳ߼ûSystem ACEΪFPGAռЧԡܶȣýҪ÷֧FPGA֧CPLDPROMSystem ACEһȫµϵͳɱýô˼Էʵȫֶ̬ãʵFPGAʱָáԴʡSystem ACE CFSystem ACEͨõCF2֡ͼlʾΪSystem ACE CFͼSystem ACE4ӿڣCompact FlashӿڡMPUӿڣTest

JTAG121ͨConfiguraTIon JTAGӿFPGAҪCompact FlashӿڵĶλļʵFPGAáCompact Flashӿڼݱ׼CF8 GB΢6 GB

2 ʵֶ̬õӲƼԭSystem ACEFPGAJTAGӷʽͼ2ʾJTAG߶˿System ACETest JTAGˣFPGAJTAG˿System ACEConfigumTIon JTAGˡʹFPGAѡJTAGģʽCFҪõλļԴ洢8ͬλļļѡɵַCFGADDR203λַ߿޳ͻѡ8ļеһ

ҪFPGAʱֻҪõַCFGADDR״̬ʹָӦļȻRESETܽţʹSystem ACEλSystem ACEͻᰴָõַ¶ȡļͨConfiguraTIon JTAGFPGA

ʵӦпʹû߼Ŀɱ߼CPLDͨתCFGADDRRESET״̬ԶʵãҲʹⲿ뿪أֶCFGADDRRESETʵãʱͼ3ʾ

3 ʵַϸ31 ļļ

ʹiMPACTеSystem ACEѡָ.bitλļתΪaceļͬʱԶXilinxsysļУaceļFPGAXilinxsysļSystem ACEѰָļݣɸҪ޸ģ£

CFĿ¼µļϵͳ˴ļвļ??Ŀ¼µļֱӴļÿļֻܴ1aceļ

32 CFļĿ¼ṹ

ļĶ٣CFڴļĿ¼ṹ2֣

1ڴڵ1ļʱĿ¼´ļкXilinxsysļļ

´ţ??ļСļ´ŸԵģaceļ

cfgX_nameļҲΪգSystem ACE CFⲿõַCFGADDRܽ״̬ѡ ļкļ

2ֻ1ļʱֱӽaceļCFĸĿ¼¡ҪXilinxsysļ

ģʽ¡ϵͳȱʡֱʹaceļFPGAⲿõַܽ״̬ 33 CFļ͸ʽҪ

1CFʹFATl2FATl6ʽSystem ACE CF֧FAT32ļϵͳFAT12ʽ·Ϊ16 MB4096ءÿ4 KBFATl6ʽ·Ϊ2 GB65 536أÿ 32 KB

2ÿص1ÿΪ128x2NֽڣDOSNȡ2 3System ACE CFļCF1档

4CF1ķ¼ָΪ1Windows 2000Windows NTWindows 98ϵͳ¸ʽʱȱʡΪ1Windows XP¸ʽCFʱCFܶԶΪ2~8ˣWindows XP¸ʽCFֱʹãʱʹmkdosfsWindows XPֶָʽIJ

5ļFAT8.3ʽ淶ļĿ¼ԺSystem ACEļĿ¼档

4 ﱾĸһSystem ACEʵFPGAȫֶ̬õķϸʵֵļϸڡʵвñʵVirtexϵе5VFX70Tȫֶ̬ãƺɿﵽԤĿꡣʹȫֶ̬üʹFPGAڲͬʱڡΪͬӲ·ʹáлУ·岻Ҫϵϵ磬˲ӰFPGA·ˣ뾲̬ȡFPGAĶ̬þиӦǰ

基于Xilinx系统中的System ACE实现FPGA全局动态可重配置设?- 百度文库.doc ĵWordĵصԣ㸴ơ༭ղغʹӡ
Ƽ
Copyright © 2012-2023 һ Ȩ | ϵ
:վز֪ʶȨݡϢ紫ȨתصƷַȨ,һ֪ͨǣǻἰʱɾ
ͷQQxxxxxx 䣺xxxxxx@qq.com
ICP2023013149
Top