第一范文网 - 专业文章范例文档资料分享平台

74HC32

来源:用户分享 时间:2026/1/8 4:46:26 本文由loading 分享 下载这篇文档手机版
说明:文章内容仅供预览,部分内容可能不全,需要完整文档或者需要复制内容,请下载word后使用。下载word有问题请添加微信号:xxxxxxx或QQ:xxxxxx 处理(尽可能给您提供完整文档),感谢您的支持与谅解。

INTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:?The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications?The IC06 74HC/HCT/HCU/HCMOS Logic Package Information?The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines74HC/HCT32Quad 2-input OR gateProduct speci?cation

File under Integrated Circuits, IC06

December1990

Philips SemiconductorsProduct speci?cation

Quad 2-input OR gate

FEATURES

?Output capability: standard?ICC category: SSI

GENERAL DESCRIPTION

74HC/HCT32

The 74HC/HCT32 are high-speed Si-gate CMOS devicesand are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDECstandard no. 7A.

The 74HC/HCT32 provide the 2-input OR function.

QUICK REFERENCE DATA

GND=0V; Tamb=25°C; tr=tf=6ns

SYMBOLtPHL/ tPLHCICPDNotes

1.CPD is used to determine the dynamic power dissipation (PD inμW):

PD=CPD×VCC2×fi+∑(CL×VCC2×fo) where:fi=input frequency in MHzfo=output frequency in MHz

∑(CL×VCC2×fo)=sum of outputsCL=output load capacitance in pFVCC=supply voltage in V

2.For HCthe condition is VI=GND to VCC

For HCT the condition is VI=GND to VCC?1.5VORDERING INFORMATION

See“74HC/HCT/HCU/HCMOS Logic Package Information”.

PARAMETERpropagation delay nA, nB to nYinput capacitancepower dissipation capacitance per gatenotes 1 and 2CONDITIONSCL =15pF; VCC=5VTYPICALHC63.516HCT93.528UNITnspFpFDecember19902

Philips SemiconductorsProduct speci?cation

Quad 2-input OR gate

PIN DESCRIPTION

PIN NO.1, 4, 9, 122, 5, 10, 133, 6, 8, 117141A to 4A1B to 4B1Y to 4YGNDVCCSYMBOLdata inputsdata inputsdata outputsground (0V)positive supply voltageNAME AND FUNCTION74HC/HCT32

Fig.1 Pin configuration.Fig.2 Logic symbol.Fig.3 IEC logic symbol.December19903

Philips SemiconductorsProduct speci?cation

Quad 2-input OR gate

FUNCTION TABLE

INPUTSnALLHHNotes

1.H=HIGH voltage level

L =LOW voltage level

nBLHLH74HC/HCT32

OUTPUTnYLHHHFig.4 Functional diagram.Fig.5 Logic diagram 74HC (one gate).Fig.6 Logic diagram 74HCT (one gate).December19904

Philips SemiconductorsProduct speci?cation

Quad 2-input OR gate

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see“74HC/HCT/HCU/HCMOS Logic Family Specifications”.Output capability: standardICC category: SSI

AC CHARACTERISTICS FOR 74HCGND=0V; tr=tf=6ns; CL=50pF

Tamb (°C)SYMBOLPARAMETERmin.tPHL/ tPLHpropagation delaynA, nB to nYtTHL/ tTLHoutput transition time74HC+25typ.22861976max.901815751513?40 to+85min.max.1152320951916?40to+125min.max.13527231102219ns74HC/HCT32

TEST CONDITIONSUNITVCC(V)2.04.56.02.04.56.0WAVEFORMSFig.7nsFig.7DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see“74HC/HCT/HCU/HCMOS Logic Family Specifications”.Output capability: standardICC category: SSINote to HCT types

The value of additional quiescent supply current (?ICC) for a unit load of 1 is given in the family specifications.To determine?ICC per input, multiply this value by the unit load coefficient shown in the table below.

INPUTnA, nBUNIT LOAD COEFFICIENT1.20AC CHARACTERISTICS FOR 74HCTGND=0V; tr=tf=6ns; CL=50pF

Tamb (°C)SYMBOLPARAMETERmin.tPHL/ tPLHpropagation delaynA, nB to nYtTHL/ tTLHoutput transition time74HCT+25typ.117max.2415?40 to+85min.max.3019?40to+125min.max.3622nsns4.54.5Fig.7Fig.7UNITTEST CONDITIONSVCCWAVEFORMS(V)December19905

搜索更多关于: 74HC32 的文档
74HC32.doc 将本文的Word文档下载到电脑,方便复制、编辑、收藏和打印
本文链接:https://www.diyifanwen.net/c0zfma8blmd9bpag891bi6tck19hq4z003gp_1.html(转载请注明文章来源)
热门推荐
Copyright © 2012-2023 第一范文网 版权所有 免责声明 | 联系我们
声明 :本网站尊重并保护知识产权,根据《信息网络传播权保护条例》,如果我们转载的作品侵犯了您的权利,请在一个月内通知我们,我们会及时删除。
客服QQ:xxxxxx 邮箱:xxxxxx@qq.com
渝ICP备2023013149号
Top