һ - רҵ·ĵϷƽ̨

西北工业大学_数字电子技术基础_实验报告_实验1 - 百度文库

Դû ʱ䣺2025/9/16 15:03:50 loading ƪĵֻ
˵ݽԤݿܲȫҪĵҪݣwordʹáword΢ź:xxxxxxxQQxxxxxx ܸṩĵл֧½⡣

ֵӼһʵ鱨

һ Modelsimʹϸ

1 modelsimڲ˵file->new->projectȻ봴ƣѡ

λá

2 ĿддģͲģļѡVerilogԡ(ע⹤Ͳ

moduleһ)

3 ı༭ȷдԴļͲļ

4 Compile All,ԴļͲļ(д޸ĺ,±)

5 Libraryѡwork⣬ѡtestbench,Ȼڲ˵ѡsimulate

6һѡadd wave.

7ѡʵʱ֮ڿݲ˵еrunз棬Ρ

ĿԼη 1Figure 2.72 ٱдģԴ

module shared (a, b, c, d, m, s1, s0);

mux2to1 U1 (a, c, m, w1); mux2to1 U2 (b, d, m, w2); adder U3 (w1, w2, s1, s0); input a, b, c, d, m; output s1, s0; wire w1, w2;

endmodule

module mux2to1 (x1, x2, s, f);

assign f = (~s & x1) | (s & x2); input x1, x2, s; output f;

endmodule

module adder (a, b, s1, s0);

input a, b;

西北工业大学_数字电子技术基础_实验报告_实验1 - 百度文库.doc ĵWordĵصԣ㸴ơ༭ղغʹӡ
Ƽ
Copyright © 2012-2023 һ Ȩ | ϵ
:վز֪ʶȨݡϢ紫ȨתصƷַȨ,һ֪ͨǣǻἰʱɾ
ͷQQxxxxxx 䣺xxxxxx@qq.com
ICP2023013149
Top