MT6735_MT6328_MT6169_MT6625L_EMMC_LPDDR2_CMCC_3M_PHASE-2_REF_SCH_V0.4(2)

D

C

V0.4 Change Notice (2015/01/09) 1. Add R2104 for BAT_ON[P21] 2. Correct headset type note from CTIA to OMTP[P60] 3. Change C4113 from 2.2uF to 4.7uF[P41] 4. Change C10091 from 1uF/0201 to 4.7uF/0402[P10] 5. Delete R6211[P62] 6. Add ESD6006[P60] 7. Change R6002& R6005 to NC[P60] 8. Add R6008[P60] 9. Change SH6007 to R6030[P60] 10. Add Note 62-1 for PIP function[P62] 11. Modify Note 12-1&2 for MT6735M& MT6735P[P12] 12. Change R2103 from 24K to 16.9k[P21] 13. Add Note 10-2 for PDN CAP[P10] 14. Update MT6328 Orcad Library: remove A11 ball[P20] 15. Rename net name from ENBB_6169 to ENBB for MT6328.R3[P20] 16. Add R2035[P20] 17. Correct mis-connection for VSRAM_PMU and C1004.1[P10] 18. Remove U2402 Circuit[P24] 19. Delete R1011& R1007[P10] 20. Delete C10007[P10] 21. Delete PWRAP_INT net[11] 22. Modify description from BOARD TEMPERATURE to RF PA TEMPERATURE for AUX_IN1_NTC[P11] 23. Update Power Spec Table for VM/ VCMAD/ VIO18[P20] 24. Connect AU_VIN1_N to GND[P60] 25. Add R11

11& R1112[P11] 26. Change R1109 from 47K to NC[P11] 27. Add R1110[P11] 28. Modify description for VLTE_SRAM_ID[P11] 29. Add C2049[P20] 30. Modify net name from RF_B3439_PA_FEM to RF_B34B39_PA_FEM[P34] 31. Change C3243/C3244 to 100pF[P32] 32. Modify description of RF PA TEMPERATURE detector[P32] 33. Add BEAD6006[P60] 34. Add Note 41-1 for co-layout different eMMC+LPDDR2 Type[41] 35. Modify description of Note 40-1[P40] 36. Modify description of Clock scheme[P31] 37. Add C2050[P20] 38. Change C10038 from NC to 47uF[P10] 39. Add R6013& R6014[P60] 40. Delete SH6006[P60] 41. Add SH6007[P60]

D

C

B

B

A

A

Title Size C Date:5 4 3 2

05_Change_Notice

MTK ConfidentialWednesday, January 14, 20151

Sheet

5

of

99

5

4

3

2

1

U1001E

U1001F

MT6735-SBSVOCRENote: 10-1D

MT6735-SBSGNDDVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU DVDD_CPU M12 M13 M15 M16 M17 M18 M19 M20 N12 N13 N14 N15 N16 N17 N18 N19 N20 T12 T13 T14 T15 T16 T17 T18 T19 T20 U12 U13 U14 U15 U16 U17 U18 U19 U20 V14 W14 Y14 AA14 AB14 AC14 T11 T21 T23 U21 V7 V8 V9 V10 V11 V12 V13 V15 V16 V17 V18 V21 V22 V23 W7 W8 W9 W10 W11 W12 W13 W15 Y13 Y15 AA7 AA9 AA11 AA13 AA15 AA17 AA19 AA21 AA23 AB7 AB9 AB11 AB13 AB15 AB17 AB19 AB21 AB23 AC7 AC8 AC9 AC10 AC11 AC12 AC13 AC15 AC17 AC18 AC19 AC21 AC22 AC23 DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS DVSS

VPROC

AVDD& MD_AAVDD18_MD AVDD18_AP AVDD28_DAC AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AVSS18_MD AL4 AK11 AL9 AE11 AG6 AG7 AG8 AG9 AH3 AH6 AH9 AJ1 AJ2 AJ3 AJ4 AJ5 AJ6 AJ9 AK5 AK9 AL5 AL8 VIO18_PMU VTCXO_0_PMUD

VCORE_PMU[20] VCORE_PMIC_FB[20] GND_VCORE_FB SH1005 1 2 NC/MMD/L1/4MIL C10006 C/ 47/ uF/ 0805/ NC C0805 C10008 C/ 22/ uF/ 0603 C0603 2 C10009 C/ 22/ uF/ 0603 C0603 SH1006 1 2 NC/MMD/L1/4MIL 2 1 2 1 1

Note: 10-2

C10012 C/ 22/ uF/ 0603 C10016 C/ 4.7/ uF/ 0402 C10017 C/ 4.7/ uF/ 0402 C10018 C/ 1/ uF/ 0201

C0603 C0402 C0402 2 C0201

2 2 1 2

1 1 1

C10025 C/ 1/ uF/ 0201 C10027 C/ 1/ uF/ 0201 C10035 C/ 1/ uF/ 0201 C10037 C/ 1/ uF/ 0201 C10039 C/ 1/ uF/ 0201

C0201 2 C0201 2 C0201 2 C0201 C0201 2

1 1 1 2 1 1

D_GND

K8 L7 L8 L9 L10 L11 L12 L15 L16 L19 L20 L21 L22 M8 M10 M22 N8 N10 N22 T8 T10 T22 U7 U8 U9 U10 U11 U22 U23 Y7 Y8 Y9 Y10 Y11 Y12 AA8 AA10 AA12 AB8 AB10 AB12

DVDD_CORE DVD

D_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE DVDD_CORE

1

1 2

C10078 C/ 1/ uF/ 0201

C10090 C/ 100/ nF/ 0201

D_GND 2

VPROC_PMU

Note: 10-1VPROC_PMIC_FB_6328[20] GND_VPROC_PMIC_FB_6328 SH1002 1 2 NC/MMD/L1/4MIL C0805 C0805 C0603 C0402 C0402 C0201 C0201 C0201 C0201 C0201 C0201[20]

D_GND C0201

D_GND C0201

SH1001 1 2 NC/MMD/L1/4MIL 1 1 1 1 1 1 2 1 2 2 1 2 1 2 1 2 1

C10036 C/ 47/ uF/ 0805 2 C10038 C/ 47/ uF/ 0805 C10040 C/ 22/ uF/ 0603 C10046 C/ 4.7/ uF/ 0402 2 C10047 C/ 4.7/ uF/ 0402 C10052 2 C10053 C10059 2 C10060 C10062 2 C10064 C/ 1/ uF/ 0201 C/ 1/ uF/ 0201 C/ 1/ uF/ 0201 C/ 1/ uF/ 0201 C/ 1/ uF/ 0201 C/ 1/ uF/ 0201

搜索“diyifanwen.net”或“第一范文网”即可找到本站免费阅读全部范文。收藏本站方便下次阅读，第一范文网，提供最新工程科技MT6735_MT6328_MT6169_MT6625L_EMMC_LPDDR2_CMCC_3M_PHASE-2_REF_SCH_V0.4(2)全文阅读和word下载服务。