MT6735_MT6328_MT6169_MT6625L_EMMC_LPDDR2_CMCC_3M_PHASE-2_REF_SCH_V0.4(4)

10_BB_ POWER

MTK ConfidentialWednesday, January 14, 20151

Sheet

10

of

99

5

4

3

2

1

U1001B U1001A

MT6735-SBSD

This c

ircuit muse be reserved SIM[65][65][65] VIO18_PMU[65][65][65] R1112 R/ 47/ K/ 0201/ NC R0201 1 Board_Type_ID AK20 AH19 SIM2_SCLK SIM2_SIO SIM2_SRST L4 K1 K2 SIM1_SCLK SIM1_SIO SIM1_SRST K4 J2 J4 SIM1_SCLK SIM1_SIO SIM1_SRST SIM2_SCLK SIM2_SIO SIM2_SRST

MT6735-SBSABB_IFC2KX26M_IN C2K_TX_BBIP C2K_TX_BBIN C2K_TX_BBQP C2K_TX_BBQN C2K_RX1_BBIP C2K_RX1_BBIN C2K_RX1_BBQP C2K_RX1_BBQN C2K_RX2_BBIP C2K_RX2_BBIN C2K_RX2_BBQP C2K_RX2_BBQN APC1 APC2 AE13 AK14 AK13 AL12 AK12 AJ13 AH13 AG13 AG14 AL15 AL14 AH14 AJ14 AH10 AJ10D

PMU_IF[20,90][20][20][20] SYSRSTB WATCHDOG SRCLKENA0 SRCLKENA1 AC2 U4 V4 AC30 SYSRSTB WATCHDOG SRCLKENA0 SRCLKENA1

DRAM_IF

2

BPI-L/CBPI_BUS20 BPI_BUS19 BPI_BUS18 BPI_BUS17 BPI_BUS16 BPI_BUS15 BPI_BUS14 BPI_BUS13 BPI_BUS12 BPI_BUS11 BPI_BUS10 BPI_BUS9

[20]

RTC32K1V8 PWRAP_SPI0_CSN

AC1 Y4 Y3 AB2 AB1

RTC32K_CK PWRAP_SPI0_CSN PWRAP_SPI0_CK PWRAP_SPI0_MO PWRAP_SPI0_MI REXTDN AUD_CLK_MOSI AUD_DAT_MOSI AUD_DAT_MISO PWRAP_INT E2 EXTDN R1101 1 2 R/ 36/ ohm/ 0201/ 1% R0201 D_GND

1

[20] PWRAP_SPI0_CSN[20] PWRAP_SPI0_CK[20] PWRAP_SPI0_MO[20] PWRAP_SPI0_MI

R1111 R/ 47/ K/ 0201/ NC R0201 2 D_GND

AK21 Board_Type_ID AL21 AF20 AG20 AF21 AG21 AF22 AH21 AK22 AG22

APC1

[33]

[20] AUD_CLK_MOSI[20] AUD_DAT_MOSI_1[20] AUD_DAT_MISO_1

Y1 AUD_DAT_MOSI_1 Y2 W3 AA2

C

PLLs Test Pin

AH22 VREF F16 EVREF[41] AJ22 AK23 AL23

LTEX26M_IN BPI_BUS8 BPI_BUS7 BPI_BUS6 BPI_BUS5 LTE_TX_BBQP LTE_TX_BBQN LTE_TX_BBIP LTE_TX_BBIN

AE10 AK2 AK3 AL3 AK4

LTE_LTEX26M_IN RF_TX_BBIP RF_TX_BBIN RF_TX_BBQP RF_TX_BBQN[31][31][31][31]

[31]

C

RFI_C[31] LTE_RFIC0_BSI_EN[31] LTE_RFIC0_BSI_CK[31] LTE_RFIC0_BSI_D2[31] LTE_RFIC0_BSI_D1[31] LTE_RFIC0_BSI_D0 AG17 AG18 AK16 AL17 AK17 AG19 AH18 AJ19 AL18 RFIC0_BSI_EN RFIC0_BSI_CK RFIC0_BSI_D2 RFIC0_BSI_D1 RFIC0_BSI_D0 C2K_TXBPI RFIC1_BSI_EN RFIC1_BSI_CK RFIC1_BSI_D0 RFIC1_TX_BSI_EN RFIC1_TX_BSI_CK RFIC1_TX_BSI_D0

LTE_RX1_BBIP LTE_RX1_BBIN LTE_RX1_BBQP LTE_RX1_BBQN LTE_RX2_BBIP LTE_RX2_BBIN LTE_RX2_BBQP LTE_RX2_BBQN

AH7 AJ7 AK6 AL6 AK7 AK8 AJ8 AH8

RF_RX1_BBIP RF_RX1_BBIN RF_RX1_BBQP RF_RX1_BBQN RF_RX2_BBIP RF_RX2_BBIN RF_RX2_BBQP RF_RX2_BBQN

[31][31][31][31][31][31][31][31]

RFIC_ET_P RFIC_ET_N

AH5 AH4

JTAG[90][90]B

JTMS JTCK JTDI JTDO

AJ31 AJ30 AJ29 AK28

JTMS JTCK JTDI[31] JTDO LTE_TXBPI 2 1 VIO18_PMU R1109 R/ 47/ K/ 0201/ NC R0201 R1110 R/ 47/ K/ 0201 R0201 2 DVDD12_EMI[34] BPI_BUS22 D_GND VLTE_SRAM_ID

AK19 AK18 AJ18

MISC BSIRFIC_MIPI0_SCLK RFIC_MIPI0_SDATA RFIC_MIPI1_SCLK RFIC_MIPI1_SDATA LTE_PAVM0 LTE_PAVM1 AD2 AB5 AC3 AB4 AD4 AC4 MIPI0_SCLK MIPI0_SDATA MIPI1_SCLK MIPI1_SDATA[32][32][33][33]B

This circuit muse be reservedAH1 AD5 AG3 1 AG4 AE5 AF5 AG5 AF2 AF1 AE2 AG2 1 1 C1102 C/ 100/ nF/ 0201 D_GND C1103 C/ 1/ uF/ 0402 D_GND AE1 AH2

[90][90]

BPI - LLTE_TXBPI BPI_BUS27 BPI_BUS26 BPI_BUS25 BPI_BUS24 BPI_BUS23 BPI_BUS22 BPI_BUS21 BPI_BUS4 BPI_BUS3 BPI_BUS2 BPI_BUS1 BPI_BUS0

R1109: 47K, R1100: NC, Ext. Buck for LTE VSRAM: Enable R1109: NC, R1

100: 47K, Ext. Buck for LTE VSRAM: Disable

MiscAK30 TESTMODE

D_GND

AUX IND_GND AUXIN2 AUXIN1 AUXIN0 AH11 AG12 AUX_IN1_NTC AG11 AUX_IN0_NTC C1105 C/ 100/ pF/ 0201 RF PA TEMPERATURE AP TEMPERATURE 1 2 C0201 2 C0201 1 C0201 C1104 C/ 100/ nF/ 0201 D_GND AUX_IN1_NTC AUX_IN0_NTC[32][63]

NCA1 A2 A30 A31 B1 B31 AK1 AL1 AL2 AL30 AL31 NC NC NC NC NC NC NC NC NC NC NC IC-MT6735-LP2-E1-SBS_MAP0827

1

R1105 R/ 8.06/ K/ 0201 EVREF 2

1

[34] BPI_BUS21 C1101 C/ 100/ nF/ 0201

[41]

EVREF

2

REF POWERREFP AVSS_REFN AL10 AK10 REFP

R1106 R/ 8.06/ K/ 0201 2 D_GND

C1106 1 C/ 100/ pF/ 0201

C1105/C1106 close to BB

1

2

2

IC-MT6735-LP2-E1-SBS_MAP0827

D_GND

Close to AP IC.A A

Title Size C Date:5 4 3 2

11_BB_1

MTK ConfidentialWednesday, January 14, 20151

2

Sheet

11

of

99

5

4

3

2

1

U1001C

U1001D

MT6735-SBSCSI[62][62][62][62][62][62][62][62][62][62] RCP RCN RDP0 RDN0 RDP1 RDN1 RDP2 RDN2 RDP3 RDN3 P28 N28 N29 P29 P30 P31 T30 R30 T31 U31 RCP RCN RDP0 RDN0 RDP1 RDN1 RDP2 RDN2 RDP3 RDN3

MT6735-SBSUSBTCP TCN TDP0 TDN0 TDP1 TDN1 TDP2 TDN2 TDP3 TDN3 N2 N1 R2 P2 R3 P3 N3 M3 M1 M2 TCP TCN TDP0 TDN0 TDP1 TDN1 TDP2 TDN2 TDP3 TDN3[61][61][61][61][61][61][61][61][20][61][61][20][64][64] USB_DP USB_DM U2 V2 USB_DP USB_DM

DSI

MSDCsMSDC0_RSTB MSDC0_CMD D26 B24 C23 E25 D25 D23 A24 A23 E23 B25 B26 A26 MSDC0_RSTB MSDC0_CMD MSDC0_CLK MSDC0_DSL MSDC0_DAT7 MSDC0_DAT6 MSDC0_DAT5 MSDC0_DAT4 MSDC0_DAT3 MSDC0_DAT2 MSDC0_DAT1 MSDC0_DAT0[41][41][41][41][41][41][41][41][41][41][41][41]

1

USB_VRT_P0

V1

USB_VRT

MSDC0_CLK MSDC0_DSL MSDC0_DAT7 MSDC0_DAT6 MSDC0_DAT5 MSDC0_DAT4 MSDC0_DAT3 MSDC0_DAT2 MSDC0_DAT1 MSDC0_DAT0

搜索“diyifanwen.net”或“第一范文网”即可找到本站免费阅读全部范文。收藏本站方便下次阅读，第一范文网，提供最新工程科技MT6735_MT6328_MT6169_MT6625L_EMMC_LPDDR2_CMCC_3M_PHASE-2_REF_SCH_V0.4(4)全文阅读和word下载服务。